Design and performance considerations for an on-chip jitter analysis system | IEEE Conference Publication | IEEE Xplore