Low power and high performance clock delayed domino logic using saturated keeper | IEEE Conference Publication | IEEE Xplore