On the design of optimal fault-tolerant systolic array architectures | IEEE Conference Publication | IEEE Xplore