A Parallel, Energy Efficient Hardware Architecture for the merAligner on FPGA Using Chisel HCL | IEEE Conference Publication | IEEE Xplore