Logic masking for SET Mitigation Using Approximate Logic Circuits | IEEE Conference Publication | IEEE Xplore