Efficient implementation of AES S-box in LUT-6 FPGAs | IEEE Conference Publication | IEEE Xplore