A novel cache architecture to support layer-four packet classification at memory access speeds | IEEE Conference Publication | IEEE Xplore