A digital neural network architecture for VLSI | IEEE Conference Publication | IEEE Xplore