A novel technique for steady state analysis for VLSI circuits in partially depleted SOI | IEEE Conference Publication | IEEE Xplore