FPGA implementation of high speed triple data encryption standard | IEEE Conference Publication | IEEE Xplore