A parallel parsing VLSI architecture for arbitrary context free grammars | IEEE Conference Publication | IEEE Xplore