Investigation of on-chip PLL irregularities under stress conditions - case study | IEEE Conference Publication | IEEE Xplore