Compressor based 8×8 BIT vedic multiplier using reversible logic | IEEE Conference Publication | IEEE Xplore