Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/ circuits | IEEE Conference Publication | IEEE Xplore