An integrated design flow for a via-configurable gate array | IEEE Conference Publication | IEEE Xplore