Pipeline frequency boosting: Hiding dual-ported block RAM latency using intentional clock skew | IEEE Conference Publication | IEEE Xplore