An analytical model relating FPGA architecture and place and route runtime | IEEE Conference Publication | IEEE Xplore