2-Gb/s/pin DDR3 memory channel design and simulation for carbon reduction | IEEE Conference Publication | IEEE Xplore