Combinational part structure simplification of fully delay testable sequential circuit | IEEE Conference Publication | IEEE Xplore