Memory architecture for parallel line drawing based on non incremental algorithm | IEEE Conference Publication | IEEE Xplore