High Speed DSP Block for FPGA Devices Using a Programmable Adder Graph | IEEE Conference Publication | IEEE Xplore