An Efficient Multiple-Parity Generator Design for On-Line Testing on FPGA | IEEE Conference Publication | IEEE Xplore