Design and FPGA implementation of a video scalar with on-chip reduced memory utilization | IEEE Conference Publication | IEEE Xplore