On test time reduction using pattern overlapping, broadcasting and on-chip decompression | IEEE Conference Publication | IEEE Xplore