Gated clock routing minimizing the switched capacitance | IEEE Conference Publication | IEEE Xplore