Technology mapping for minimizing gate and routing area | IEEE Conference Publication | IEEE Xplore