Improving the GDG and GVD Tolerance of 42.7Gb/s Partial-DPSK by Optimized Power Imbalance | IEEE Conference Publication | IEEE Xplore