Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology | IEEE Conference Publication | IEEE Xplore