FPGA-Based Subset Sum Delay Lines | IEEE Conference Publication | IEEE Xplore