Flip-flop chaining architecture for power-efficient scan during test application | IEEE Conference Publication | IEEE Xplore