Area efficient processing element architecture for compact hash functions systems on VIRTEX5 FPGA platform | IEEE Conference Publication | IEEE Xplore