Current-limited switch-level timing simulator for MOS logic networks | IEEE Journals & Magazine | IEEE Xplore