On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays | IEEE Journals & Magazine | IEEE Xplore