Controlled formation and resistivity scaling of nickel silicide nanolines

, , , , , , and

Published 2 February 2009 IOP Publishing Ltd
, , Citation Bin Li et al 2009 Nanotechnology 20 085304 DOI 10.1088/0957-4484/20/8/085304

0957-4484/20/8/085304

Abstract

We demonstrate a top-down method for fabricating nickel mono-silicide (NiSi) nanolines (also referred to as nanowires) with smooth sidewalls and line widths down to 15 nm. Four-probe electrical measurements reveal that the room temperature electrical resistivity of the NiSi nanolines remains constant as the line widths are reduced to 23 nm. The resistivity at cryogenic temperatures is found to increase with decreasing line width. This finding can be attributed to electron scattering at the sidewalls and is used to deduce an electron mean free path of 6.3 nm for NiSi at room temperature. The results suggest that NiSi nanolines with smooth sidewalls are able to meet the requirements for implementation at the 22 nm technology node without degradation of device performance.

Export citation and abstract BibTeX RIS

Access this article

The computer you are using is not registered by an institution with a subscription to this article. Please choose one of the options below.

Login

IOPscience login

Find out more about journal subscriptions at your site.

Purchase from

Article Galaxy
CCC RightFind

Purchase this article from our trusted document delivery partners.

Make a recommendation

To gain access to this content, please complete the Recommendation Form and we will follow up with your librarian or Institution on your behalf.

For corporate researchers we can also follow up directly with your R&D manager, or the information management contact at your company. Institutional subscribers have access to the current volume, plus a 10-year back file (where available).

Please wait… references are loading.
10.1088/0957-4484/20/8/085304