Abstract
The design of high performance, high precision, real-time digital signal processing (DSP) systems, such as those associated with wavelet signal processing, is a challenging problem. This paper reports on the innovative use of the residue number system (RNS) for implementing high-end wavelet filter banks. The disclosed system uses an enhanced index-transformation defined over Galois fields to efficiently support different wavelet filter instantiations without adding any extra cost or additional look-up tables (LUT). A selection of a small wordwidth modulus set are the keys for attaining low-complexity and high-throughput. An exhaustive comparison against existing two's complement (2C) designs for different custom IC technologies was carried out. Results reveal a performance improvement of up to 100% for high-precision RNS-based systems. These structures demonstrated to be well suited for field programmable logic (FPL) assimilation as well as for CBIC (cell-based integrated circuit) technologies.
Similar content being viewed by others
References
M.A. Sodersterand, W.K. Jenkins, G.A. Jullien, and F.J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
Altera Corporation, FLEX10K Embedded Programmable Logic Device Family, ver. 4.1, 2001.
Xilinx Inc., The Programmable Logic Data Book, 1999.
U. Meyer-Baese, J. Buros, W. Trautmann, and F. Taylor, “Fast Implementation of OrthogonalWavelet Filterbanks Using Field-Programmable Logic,” in Proc. of the 1999 IEEE International Conference on Acoustics, Speech and Signal Processing, 1999, vol. 4, pp. 2119-2122.
A. García, U. Meyer-Bäse, A. Lloris, and F. Taylor, “RNS Implementation of FIR Filters based on Distributed Arithmetic Using Field-Programmable Logic,” in Proc. of the 1999 IEEE International Symposium on Circuits and Systems, 1999, vol. 1, pp. 486-489.
J. Ramírez, A. García, U. Meyer-Baese, F. Taylor, and A. Lloris, “Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic,” Journal of VLSI Signal Processing (Special Issue on Computer Arithmetic and Applications), 2003, vol. 33, pp. 171-190.
J. Ramírez, A. García, U. Meyer-Bäse, F. Taylor, P.G. Fern´andez, and A. Lloris, “Design of RNS-Based Distributed Arithmetic DWT Filterbanks,” in Proc. of the 2001 International Conference on Acoustics, Speech and Signal Processing ICASSP 2001, May 2001, vol. 2, pp. 1193-1196.
J. Ramírez, A. García, P. G. Fern´andez, L. Parrilla, and A. Lloris, “RNS-FPL Merged Architectures for the Orthogonal DWT,” Electronics Letters, vol. 36, no. 14, 2000, pp. 1198-1199.
V. Hamann and M. Sprachmann, “Fast Residual Arithmetic with FPGAs,” in Proc. of theWorkshop on Design Methodologies for Microelectronics, Slovakia, Sept. 1995.
E. Di Claudio, F. Piazza, and G. Orlandi, “Fast Combinational RNS Processors for DSP Applications,” IEEE Transactions on Computers, May 1995, pp. 624-633.
H. Safiri, H. Ahamadi, G. Jullien, and V. Dimitrov, “Design and FPGA Implementation of Systolic FIR Filters Using the Fermat ALU,” Proc. of the Asilomar Conference on Signals, Systems and Computers, Pacific Grove, 1996.
U. Meyer-Bäse, A. García, and F. Taylor, “Implementation of a Communications Channelizer Using FPGAs and RNS Arithmetic,” Journal of VLSI Signal Processing, May 2001, vol. 28, no. 1/2, pp. 115-128.
J. Ramírez, P.G. Fern´andez, U. Meyer-Bäse, F. Taylor, A. García, and A. Lloris, “Index-based RNS DWT Architectures for Custom IC Designs,” in Proc. of the IEEE Workshop on Signal Processing Systems SiPS 2001, Oct. 2001, pp. 70-79.
F. Taylor, “Large Moduli Multipliers for Signal Processing,” IEEE Transactions on Circuits and Systems, vol. CAS-28, no. 7, 1981, pp. 731-736.
G.A. Jullien, “Implementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms”, IEEE Trans. on Computer, vol. C-29, no. 10, 1980,pp. 899-905.
D. Radhakrishnan and Y. Yuan, “Fast and Highly Compact RNS Multipliers,” International Journal of Electronics, vol. 70, no. 2, 1991, pp. 281-293.
A.A. Hiasat, “New Efficient Structure for a Modular Multiplier for RNS,” IEEE Transactions on Computers, vol. 49, no. 2, 2000, pp. 170-174.
M. Vetterli and J. Kovacevic, Wavelets and Subband Coding, Prentice Hall, 1995.
G. Strang and T. Nguyen, Wavelets and Filter Banks, Wellesly-Cambridge Press, 1997.
K.K. Parhi and T. Nishitani, “VLSI Architectures for Discrete Wavelet Transforms,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, June 1993, pp. 191-202.
J. Fridman and E.S. Manolakos, “Distributed Memory and Control VLSI Architectures for the 1-D Discrete Wavelet Transform,” VLSI Signal Processing, vol. VII, 1994, pp. 388-397.
C. Chakrabarti and M. Vishwanath, “Efficient Realizations of the Discrete and Continuous Wavelet Transform: From Single Chip Implementations to Mappings on SIMD Array Computers,” IEEE Transactions on Signal Processing, vol. 43, March 1995, pp. 759-771.
M. Vishwanath, R.M. Owens, and M.J. Irwin, “VLSI Architectures for the DiscreteWavelet Transform,” IEEE Transactions on Circuits and Systems II, vol. 42, no. 5, May 1995, pp. 305-316.
T.C. Denk and K.K. Parhi, “VLSI Architectures for Lattice Structure Based Orthogonal Discrete Wavelet Transforms,” IEEE Transactions on Circuits and Systems II, vol. 44, no. 2, Feb. 1997, pp. 129-132.
F. Marino, “A 'Double-Face' Bit-Serial Architecture for the 1-D Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems II, vol. 47, no. 1, Jan. 2000, pp. 65-71.
J. Pihl and E.J. Aas, “A Multiplier and Squared Generator for High Performance DSP Applications,” in Proc. of the 39th Midwest Symposium on Circuits and Systems, 1996.
M. Griffin, F.J. Taylor, and M. Sousa, “New scaling algorithms for the Chinese Remainder Theorem,” in Proc. of the 22nd Asilomar Conf. on Signals, Syst. and Comp., CA, 1988.
J. Ramírez, A. García, P.G. Fern´andez, L. Parrilla, and A. Lloris, “ANewArchitecture to Compute the Discrete Cosine Transform using the Quadratic Residue Number System,” in Proc. of the 2000 International Symposium on Circuits and Systems, vol. 5, May 2000, pp. 321-324.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Ramírez, J., Meyer-Bäse, U., Taylor, F. et al. Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 34, 227–237 (2003). https://doi.org/10.1023/A:1023296218588
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1023296218588