ALSO: A system for chip floorplan design
References (21)
Optimal orientations of cells on slicing floorplan design
Inform. and Control
(1983)- et al.
Placement algorithms for arbitrary shaped blocks
A min-cut placement algorithm for general cell assemblies based on a graph representation
Automatic floorplan design
Efficient floorplan optimitation
- et al.
Mason: A global floor-planning tool
- et al.
A New Algorithm for Floor Plan Design
- et al.
Pioneer: A macro-based floor-planning design system
VLSI Systems Design
(August, 1986) - et al.
The planar package planner for system designers
- et al.
On finding most optimal rectangular package plans
Proc. 19th Design Automation Conf.
(1982)
Cited by (0)
- a
Y.C. Hsu was born in Taitung, Taiwan, Republic of China, on April 5, 1958. He received the B.S. degree in computer science and information engineering fro National Taiwan University, Taiwan, Republic of China, in 1981, and M.S. and Ph.D. degrees in computer science from University of Illinois at Urbana-Champaign in 1986 and 1987, respectively. His current research interests are in CMOS circuit design and computer-aided design.
- b
William d. Kubitz is a professor and associate head of computer science at the University of Illinois, where he has been a member of the faculty since 1970. He received a B.S. in engineering physics, an M.S. in physics, and a Ph.D. in electrical engineering from the same institution. From 1962 to 1964, he was a development engineer with General Electric Company. His research interests include design automation for VLSI using an automatic synthesis approach and generalized graphics for a networked engineering workstation environment. He belongs to AAAS, ACM, SID, and Sigma Xi, and is a senior member of the IEEE.