Skip to main content
SpringerLink
Log in

An efficient low-cost FPGA implementation of a configurable motion estimation for H.264 video coding

  • Special Issue
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

Despite the diversity of video compression standard, the motion estimation still remains a key process which is used in most of them. Moreover, the required coding performances (bit-rate, PSNR, image spatial resolution,etc.) depend obviously of the application, the environment and the network communication. The motion estimation can therefore be adapted to fit with these performances. Meanwhile, the real time encoding is required in many applications. To reach this goal, we propose in this paper a flexible hardware implementation of the motion estimator which enables the integer motion search algorithms to be modified and the fractional search as well as variable block size to be selected and adjusted. Hence, this novel architecture, especially designed for FPGA targets, proposes high-speed processing for a configuration which supports the variable size blocks and quarter-pel refinement, as described in H.264. The proposed low-cost architecture based on Virtex 6 FPGA can process integer motion estimation on 1080 HD video streams, respectively, at 13 fps using full search strategy (108k Macroblocks/s) and up to 223 fps using diamond search (1.8M Macroblocks/s). Moreover subpel refinement in quarter-pel mode is performed at 232k Macroblocks/s.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Technol. 13(7), 560–576 (2003)

    Article  Google Scholar 

  2. Chen, T.C., Huang, Y.W., Chen, L.G.: Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC. In: IEEE ICASSP, pp. 9–12 (2004)

  3. Swee, YYa., McCanny, J.V.: A VLSI architecture for variable block size video motion estimation. IEEE Trans. Circuits Syst. Video Technol. 51(7), 384–389 (2004)

    Google Scholar 

  4. Koga, T., Ilinuma, K., Hirano, A., Iijima, Y., Ishiguro, T.: Motion compensated interframe coding for video conferencing. In: Proc. Nat. Telecommun Conf, pp. G5.3.1–G5.3.5, New Orleans (1981)

  5. Li, R., Zeng, B., Liou, L.M.: A new three-step search algorithm for fast motion estimation. IEEE Trans. Circuits Syst. Video Technol. 4(4), 438–442 (1994)

    Article  Google Scholar 

  6. Po, L.M., Ma, W.C.: A novel four-step search algorithm for fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 6(3), 313–317 (1996)

    Article  Google Scholar 

  7. Zhu, C., Lin, X., Chau, L.P.: Hexagon-based search pattern for fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 12(5), 349–355 (2002)

    Article  Google Scholar 

  8. Zhu, S., Ma, K.K.: A new diamond search algorithm for fast block matching motion estimation. IEEE Trans. Image Process 9(2), 287–290 (2000)

    Article  MathSciNet  Google Scholar 

  9. Cheung, C., Po, L.M.: A novel cross-diamond search algorithm for fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 12(12), 1168–1177 (2002)

    Article  Google Scholar 

  10. Liu, L., Feig, E.: A block-based gradient descent search algorithm for block motion estimation in video coding. IEEE Trans. Circuits Syst. Video Technol. 6(4), 419–422 (1996)

    Article  Google Scholar 

  11. Lee, Y.G., Ra, J.B.: Fast motion estimation robust to random motions based on a distance prediction. IEEE Trans. Circuits Syst. Video Technol. 16(7), 869–875 (2006)

    Article  Google Scholar 

  12. Ismail, Y., McNeelly, J., Shaaban, M., Bayoumi, M.: Enhanced efficient diamond search algorithm for fast block motion estimation. In: IEEE ISCAS, pp. 3198–3201, Taipei (2009)

  13. Yang, C., Goto, S., Ikenaga, T.: High performance VLSI architecture of fractional motion estimation in H.264 for HDTV. In Proceedings of the IEEE ISCAS, pp. 2605–2608, Greece (2006)

  14. Chen, Y.H., Chen, T.C., Chien, S.Y., Huang, Y.W., Chen, L.G.: VLSI architecture design of fractional motion estimation for H.264/AVC. J. Signal Process. Syst. 53(3), 335–347 (2008)

    Article  Google Scholar 

  15. Song, Y., Liu, Z., Ikenaga, T., Goto, S.: A VLSI architecture for variable block size motion estimation in H.264/AVC with low cost memory organization. IEICE Trans. Fundam. E89(12), 3594–3601 (2006)

    Article  Google Scholar 

  16. Chen, T.C., Chien, S.Y., Huang, Y.W., Tsai, C.H., Chen, C.Y., Chen, T.W., Chen, L.G.: Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Trans. Circuits Syst. Video Technol. 16(6), 673–688 (2006)

    Article  Google Scholar 

  17. Liu, Z., Song, Y., Liu, Z., Ikenaga, T., Goto, S.: A fine-grain scalable and low memory cost variable block size motion estimation architecture for H.264/AVC. IEICE Trans. Fundam. E89-C(12), 1928–1936 (2006)

    Article  Google Scholar 

  18. Fatemi, M.R.H., Ates, H.F., Salleh, R.: A bit-serial sum of absolute difference accelerator for variable block size motion estimation of H.264. In: Proceedings of of the Conference on Innovative in Intelligent Systems and Industrial Applications, pp. 1–4 (2009)

  19. Su-Jin, L., Cheong, G.K., Shin, D.K.: A pipelined hardware architecture for motion estimation of H.264/AVC. In: Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems, Architecture ACSAC’05, pp. 79–89 (2005)

  20. Lei, D., Wen, G., Ming, Z.H., Zhen, Z.J.: An efficient hardware implementation for motion estimation of AVC standard. IEEE Trans. Consumer Electron. 51(4), 1360–1366 (2005)

    Article  Google Scholar 

  21. Chen, C.Y., Chien, S.Y., Huang, Y.W., Chen, T.C., Wang, T.C., Chen, L.G.: Analysis and architecture design of variable block size motion estimation for H.264/AVC. IEEE Trans. Circuits Syst. Regul. Pap. 53(3), 578–593 (2006)

    Article  Google Scholar 

  22. Dubois, J., Mattavelli, M., Pierrefeu, L., Miteran, J.: Configurable motion-estimation hardware accelerator module for the Mpeg-4 reference hardware description platform. In: Proceedings of IEEE International Conference on Image Processing (ICIP05), Genova (2005)

  23. Ruiz, G.A., Michell, J.A.: An efficient VLSI architecture of fractional motion estimation in H.264 for HDTV. J. Signal Process. Syst. 62(3), 443–457 (2010)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Laboratory Le2i, University of Burgundy, UMR CNRS 6063, 21000, Dijon, France

    Wajdi Elhamzi, Julien Dubois & Johel Miteran

  2. Laboratory of EμE-LAB-IT-06, Faculty of Sciences of Monastir, University of Monastir, Monastir, Tunisia

    Mohamed Atri

Authors
  1. Wajdi Elhamzi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Julien Dubois
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Johel Miteran
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Mohamed Atri
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Wajdi Elhamzi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Elhamzi, W., Dubois, J., Miteran, J. et al. An efficient low-cost FPGA implementation of a configurable motion estimation for H.264 video coding. J Real-Time Image Proc 9, 19–30 (2014). https://doi.org/10.1007/s11554-012-0274-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-012-0274-5

Keywords

Search

Navigation