Skip to main content
SpringerLink
Log in

A 12-bit 0.35 μm CMOS area optimized current-steering hybrid DAC

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In this paper a 12-bit current-steering hybrid DAC is implemented using AMS 0.35 μm CMOS process technology. The architecture and design methodology used for the implementation of the DAC offer advantages like design speed up, easiness in design and a small active area. The proposed hybrid DAC consists of four 3-bit parallel matched current-steering subDACs and resistive networks that properly weight the current output of each subDAC to obtain the overall voltage-mode output of the 12-bit hybrid DAC. The performance of the hybrid DAC is validated through static and dynamic performance metrics. Simulations indicate that the DAC has an accuracy of 12-bit and a SFDR higher than 66 dB in whole Nyquist frequency band. The simulated INL is better than 1 LSB, while simulated DNL is better than 0.25 LSB. At an update rate of 250 MS/s the SFDR for signals up to 10 MHz is higher than 66 dB. The Figure of Merit (FoM) of the implemented hybrid DAC is better than recently presented DACs with 12-bit resolutions and implemented using various process technologies. The proposed hybrid DAC supporting high update rates with good dynamic performance can be used as an alternative in various applications in industry including video, digital TV, cable modems etc.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. Van den Bosch, A., Borremans, M., Vandenbussche, J., Van der Plas, G., Marques, A., Bastos, J., Steyaert, M. J. S., Gielen, G., & Sansen, W. (1998). A 12 bit 200 MHz low glitch CMOS D/A converter. In Proceedings of the IEEE custom integrated circuits conference, Santa Clara, CA, USA, pp. 11.7.1–11.7.4.

  2. Van der Plas, G. A. M., Vandenbussche, J., Sansen, W., Steyaert, M. J. S., & Gielen, G. G. E. (1999). A 14-bit intrinsic accuracy Q2 random walk CMOS DAC. IEEE Journal of Solid-State Circuits, 34(12), 1708–1718.

    Article  Google Scholar 

  3. Yuan, L., Ni, W., Shi, Y., & Dai, F. (2007). A 10-bit 2 GHz current-steering CMOS D/A converter. In ISCAS 2007 IEEE international symposium on circuits and systems, New Orleans-USA, pp. 737–740.

  4. Radulov, G. I., Quinn, P. J., Harpe, P., Hegt, H., & van Roermund, A. H. M. (2007). Parallel current-steering D/A converters for flexibility and smartness. In ISCAS 2007 IEEE international symposium on circuits and systems, New Orleans-USA, pp. 1465–1468.

  5. Ionascu, C., & Burdia, D. (2003). Design and implementation of video DAC in 0.13 μm CMOS technology. In International symposium in signals, circuits and systems, SCS 2003, Iasi-Romania, Vol. 2, pp. 381–384.

  6. Ha, S. M., Nam, T. K., & Yoon, K. S. (2006). An I/Q channel 12 bit 120MS/s CMOS DAC with three stage thermometer decoders for WLAN. In IEEE Asia Pacific conference on circuits and systems, Singapore, pp. 355–358.

  7. Albiol, M., Gonzalez, J. L., & Alarcon, E. (2004). Mismatch and dynamic modeling of current-sources in current steering CMOS D/A converters: An extended design procedure. IEEE Transactions On Circuits and Systems I: Regular Papers, 1(1), 159–169.

    Google Scholar 

  8. Van den Bosch, A., Steyaert, M., & Sansen, W. (2004). Static and dynamic performance limitations for high speed D/A converters (pp. 84–88, 159). Dordrecht: Kluwer.

    Google Scholar 

  9. Pelgrom, M. J. M., Duinmaijer, A. C. J., & Welbers, A. P. G. (1989). Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits, 24(5), 1433–1439.

    Article  Google Scholar 

  10. Hodges, D. A., Jackson, H. G., & Saleh, R. A. (2003). Analysis and design of digital integrated circuits: In deep submicron technology (3rd ed., pp. 181–182, 249–267). New York: McGraw.

  11. Bastos, J., Marques, A. M., Steyaert, M. J. S., & Sansen, W. (1998). A 12-bit intrinsic accuracy high-speed CMOS DAC. IEEE Journal of Solid-State Circuits, 33(12), 1959–1969.

    Article  Google Scholar 

  12. Luh, L., Choma, J., & Draper, J. (2000). A high-speed fully differential current switch. IEEE Transactions On Circuits and Systems II: Analog and Digital Signal Proceedings, 47(4), 358–363.

    Article  Google Scholar 

  13. Myderrizi, I., & Zeki, A. (2009). A high-speed swing reduced driver suitable for digital-to-analog converters. In European conference on circuit theory and design ECCTD 2009, Antalya, Turkey, pp. 635–638.

  14. Ni, W., Geng, X., Shi, Y., & Dai, F. (2006). A 12-bit 300 MHz CMOS DAC for high-speed system applications. In Proceedings of the IEEE international symposium on circuits and systems ISCAS 2006, Kos, Greece, pp. 1402–1405.

  15. Doris, K., Briaire, J., Leenaerts, D., Vertregt, M., & Van Roermund, A. (2005). A 12b 500MS/s DAC with >70 dB SFDR up to 120 MHz in 0.18 μm CMOS. In Proceedings, IEEE international solid-state circuits conference ISSCC 2005, San Francisco, USA, pp. 116–117.

  16. Bae, H. H., Yoon, J. S., Lee, M. J., Shin, E. S., & Lee, S. H. (2003). A 3 V 12b 100MS/s CMOS D/A converter for high-speed system applications. In Proceedings of IEEE international symposium on circuits and systems ISCAS 2003, Bangkok, Thailand, Vol. 1, pp. I-869–I-872.

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communications Engineering, Istanbul Technical University, Maslak, 34469, Istanbul, Turkey

    Indrit Myderrizi & Ali Zeki

  2. Department of Electronics and Communications Engineering, Dogus University, Acibadem, Kadikoy, 34722, Istanbul, Turkey

    Indrit Myderrizi

Authors
  1. Indrit Myderrizi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ali Zeki
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Indrit Myderrizi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Myderrizi, I., Zeki, A. A 12-bit 0.35 μm CMOS area optimized current-steering hybrid DAC. Analog Integr Circ Sig Process 65, 67–75 (2010). https://doi.org/10.1007/s10470-009-9448-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-009-9448-x

Keywords

Search

Navigation