Skip to main content

Advertisement

Log in

Back-end-of-line compatible Poly-SiGe lateral nanoelectromechanical relays with multi-level interconnect

  • Technical Paper
  • Published:
Microsystem Technologies Aims and scope Submit manuscript

Abstract

Nanoelectromechanical (NEM) relays show promise in a wide variety of low power applications. NEM relays have near-zero leakage current, in contrast to the relatively high leakage current of nanoscale CMOS transistors, thus enabling hybrid CMOS-NEM relay systems that are more energy efficient. If NEM relays can be fabricated in the back-end-of-line (BEOL) metallization process, they can be added to a CMOS integrated circuit without adding significantly to the die area. In this paper, we demonstrate a CMOS BEOL-compatible fabrication process of NEM relays with protected, buried interconnects. The NEM relay processing steps are at temperatures below 425 °C and all mechanical and chemical processing steps are designed to avoid damage to underlying CMOS transistors. We demonstrate a lateral relay with buried interconnect that switches for more than 1000 cycles with resistances below 300 kΩ in nitrogen at atmospheric pressure.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

References

  • Brand V, Baker M, de Boer M (2013) Impact of contact materials and operating conditions on stability of micromechanical switches. Tribol Lett 51:341–356. doi:10.1007/s11249-013-0166-2

    Article  Google Scholar 

  • Chen C, Parsa R, Patil N, Chong S, Akarvardar K, Provine J, Lewis D, Watt J, Howe RT, Wong H-S, Mitra S (2010) Efficient FPGAs Using Nanoelectromechanical Relays. Proceedings of the 18th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, California, USA, 21–23 February 2010, pp 273–282. doi:10.1145/1723112.1723158

  • Darrin AG, Barth JL (2012) Systems engineering for microscale and nanoscale technologies. CRC Press, Boca Raton

    Google Scholar 

  • Eyoum M, King T-J (2004) Low-resistance silicon-germanium contact technology for modular integration of MEMS with electronics. J Electrochem Soc 151:21–25. doi:10.1149/1.1644143

    Article  Google Scholar 

  • Franke AE, Heck JM, King T-J, Howe RT (2003) Polycrystalline silicon-germanium films for integrated microsystems. J MEMS 12:160–171. doi:10.1109/JMEMS.2002.805051

    Article  Google Scholar 

  • ITRS (2011) Executive Summary (http://www.itrs2.net/2011-itrs.html)

  • Nathanael R, Pott V, Kam H, Jeon J, King T-JL (2009) 4-Terminal Relay Technology for Complementary Logic. Proceedings of the IEEE International Electron Device Meeting, Baltimore, Maryland, USA., 7–9 December 2009, pp 223–226. doi:10.1109/IEDM.2009.5424383

  • Peschot A, Qian C, King T-JL (2015) Nanoelectromechanical switches for low-power digital computing. Micromachines 6:1046–1065. doi:10.3390/mi6081046

    Article  Google Scholar 

  • Pott V, Kam H, Nathanael R, Jeon J, Alon E, King T-JL (2010) Mechanical computing redux: relays for integrated circuit applications. IEEE Proc 98:2076–2094. doi:10.1109/JPROC.2010.2063411

    Article  Google Scholar 

  • Shavezipur M, Lee WS, Harrison KL, Provine J, Mitra S, Wong H-SP, Howe RT (2013) Laterally actuated nanoelectromechanical relays with compliant, low resistance contact. Proceedings of the 2013 IEEE 26th International Conference on Micro Electro Mechanical Systems, Taipei, Taiwan, 20–24 January 2013, pp 520–523. doi:10.1109/MEMSYS.2013.6474293

  • Shavezipur M, Harrison K, Lee WS, Mitra S, Wong H-SP, Howe RT (2015) Partitioning electrostatic and mechanical domains in nanoelectromechanical relays. JMEMS 24:592–598. doi:10.1109/JMEMS.2014.2335157

    Google Scholar 

  • UC Berkeley (2015) Marvell Nanofabrication Laboratory Manual Chapter 5.20. http://nanolab.berkeley.edu/labmanual/chap5/5.20tystar20.pdf

Download references

Acknowledgments

This work was funded by the DARPA Nano Electromechanical Switches Program, Drs. Amit Lal and Tayo Akinwande, program managers. The lead author thanks the National Science Foundation and the Ford Foundation for graduate student fellowships. Fabrication costs for W. A. Clary were partially supported by a grant from the School of Engineering at Stanford. Fabrication costs for K. L. Harrison were partially supported by a grant from the University’s Office of Student Affairs through the Engineering Diversity Program. Device fabrication was done at the Stanford Nanofabrication Facility (SNF) and the Marvell Nanofabrication Laboratory, University of California, Berkeley. SNF is a node of the NSF National Nanotechnology Infrastructure Network (NNIN). Scanning electron microscope imaging and x-ray photoelectron spectroscopy analysis were performed in the Stanford Nano Shared Facilities (SNSF). We would like to also thank Nicholas Bousse, Kevin Wang, Dr. Kamran Shavezipur and Dr. Scott Lee for their help, and Profs. Subhasish Mitra and H.-S. Philip Wong for their guidance and support.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kimberly L. Harrison.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Harrison, K.L., Clary, W.A., Provine, J. et al. Back-end-of-line compatible Poly-SiGe lateral nanoelectromechanical relays with multi-level interconnect. Microsyst Technol 23, 2125–2130 (2017). https://doi.org/10.1007/s00542-016-2932-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00542-016-2932-1

Keywords

Navigation