Skip to main content
SpringerLink
Log in

An Efficient Distributed Arithmetic-Based Realization of the Decision Feedback Equalizer

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

A distributed arithmetic (DA)-based decision feedback equalizer architecture for IEEE 802.11b PHY scenarios is presented. As the transmission data rate increases, the hardware complexity of the decision feedback equalizer increases due to requirement for large number of taps in feed forward and feedback filters. DA, an efficient technique that uses memories for the computation of inner product of two vectors, has been used since DA-based realization of filters can lead to great computational savings. For higher-order filters, the memory-size requirement in DA would be high, and so ROM decomposition has been employed. The speed is further increased by employing digit-serial input operation. Two architectures have been presented, namely the direct-memory architecture and reduced-memory architecture where the later is derived using the former. A third architecture has also been presented where the offset-binary coding scheme is employed along with the ROM decomposition and digit-serial variants of DA. Synthesis results on Altera Cyclone III EP3C55F484C6 FPGA show that the proposed DA-based implementations are free of hardware multipliers and use less number of hardware resources compared to the multiply-and-accumulate-based implementation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

Notes

  1. Logic elements (LEs) are the smallest units of logic in the Cyclone III device family architecture. Each logic element consists of four input lookup table, a programmable register and many other features. (www.altera.com/literature/hb/cyc3/cyc3_ciii51002)

References

  1. D.J. Allred, H. Yoo, V. Krishnan, W. Huang, D.V. Anderson, LMS adaptive filters using distributed arithmetic for high throughput. IEEE Trans. Circuits Syst. I Regul. Pap. 52(7), 1327–1337 (2005)

    Article  Google Scholar 

  2. M. Arjmand, R.A. Roberts, On comparing hardware implementations of fixed-point digital filters. IEEE Circuits Syst. Mag. 3(2), 2–8 (1981)

    Article  Google Scholar 

  3. W.P. Burleson, L.L. Scharf, A VLSI design methodology for distributed arithmetic. J. VLSI Sig. Process. Syst. Signal Image Video Technol. 2(4), 235–252 (1991)

    Article  Google Scholar 

  4. W.P. Burleson, L.L. Scharf, A VLSI implementation of a cellular rotator array, in IEEE Custom Integrated Circuits Conference, pp. 8.1/1–8.1/4 (1988)

  5. W.P. Burleson, L.L. Scharf, VLSI design of inner-product computers using distributed arithmetic, in IEEE International Symposium Circuits Systems (ISCAS), pp. 158–161 (1989)

  6. C.S. Burrus, Digital filter structures described by distributed arithmetic. IEEE Trans. Circuits Syst. 24(12), 674–680 (1977)

    Article  MATH  MathSciNet  Google Scholar 

  7. C.P. Callender, S. Theodoridis, C.F.N. Cowan, Adaptive non-linear equalisation of digital communications channels. Signal Process. 40(2–3), 325–333 (1994)

    Article  Google Scholar 

  8. H.C. Chen, J.I. Guo, C.W. Jen, A new group distributed arithmetic design for the one dimensional discrete Fourier transform, in IEEE International Symposium Circuits Systems (ISCAS), vol. 1 (2002)

  9. H.C. Chen, J.I. Guo, C.W. Jen, T.S. Chang, Distributed arithmetic realisation of cyclic convolution and its DFT application, in IEEE Proceedings on Circuits, Devices and Systems, pp. 615–629 (2005)

  10. C.F.N. Cowan, J. Mavor, New digital adaptive-filter implementation using distributed-arithmetic techniques. IEEE Proc. Commun. Radar Signal Process. 128(4), 225–230 (1981)

    Article  Google Scholar 

  11. S.P. Joshi, R. Paily, Distributed arithmetic based Split-Radix FFT. J. Signal Process. Syst. 75(1), 85–92 (2014)

    Article  Google Scholar 

  12. P.K. Meher, Hardware-efficient systolization of DA-based calculation of finite digital convolution. IEEE Trans. Circuits Syst. II Exp. Br. 53(8), 707–711 (2006)

    Article  MathSciNet  Google Scholar 

  13. P.K. Meher, Unified systolic-like architecture for DCT and DST using distributed arithmetic. IEEE Trans. Circuits Syst. I Reg. Pap. 53(12), 2656–2663 (2006)

    Article  MathSciNet  Google Scholar 

  14. B.K. Mohanty, P.K. Meher, A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm. IEEE Trans. Signal Process. 61(4), 921–932 (2013)

    Article  MathSciNet  Google Scholar 

  15. K.K. Parhi, VLSI Digital Signal Processing Systems: Design And Implementation (Wiley India Pvt, Limited, 2007)

    Google Scholar 

  16. S.Y. Park, P.K. Meher, Low-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic. IEEE Trans. Circuits Syst. II Exp. Br. 60(6), 346–350 (2013)

    Article  Google Scholar 

  17. S.Y. Park, P.K. Meher, Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II Exp. Br. 61(7), 511–515 (2014)

    Article  Google Scholar 

  18. M.S. Prakash, R.A. Shaik, Low-area and high-throughput architecture for an adaptive filter using distributed arithmetic. IEEE Trans. Circuits Syst. II Exp. Br. 60(11), 781–785 (2013)

    Article  Google Scholar 

  19. J.G. Proakis, D.G. Manolakis, Digital Communications, vol. 3 (McGraw-hill, New York, 1995)

    Google Scholar 

  20. S.U.H. Qureshi, Adaptive equalization. IEEE Commun. Mag. 73(9), 1349–1387 (1985)

    Google Scholar 

  21. J. Ramìrez, A. Garcìa, U. Meyer-Bäse, F. Taylor, A. Lloris, Implementation of RNS-based distributed arithmetic discrete wavelet transform architectures using field-programmable logic. J. VLSI Signal Process. Syst. Signal Image Video Technol. 33(1–2), 171–190 (2003)

    Article  MATH  Google Scholar 

  22. M. Rawski, M. Wojtynski, T. Wojciechowski, P. Majkowski, Distributed arithmetic based implementation of Fourier transform targeted at FPGA architectures, in International conference on Mixed Design of Integrated Circuits and Systems (MIXDES), pp. 152–156 (2007)

  23. G. Seetharaman, B. Venkataramani, G. Lakshminarayanan, Design and FPGA implementation of self-tuned wave-pipelined filters with distributed arithmetic algorithm. Circuits Syst. Signal Process. 27(3), 261–276 (2008)

    Article  Google Scholar 

  24. R.A. Shaik, M. Chakraborty, An efficient realization of the decision feedback equalizer using block floating point arithmetic, in IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 1047–1050 (2006)

  25. R.A. Shaik, M. Chakraborty, A block floating point treatment to finite precision realization of the adaptive decision feedback equalizer. Signal Process. 93(5), 1162–1171 (2013)

    Article  Google Scholar 

  26. G. Sicuranza, G. Ramponi, Adaptive nonlinear digital filters using distributed arithmetic. IEEE Trans. Acoust. Speech Signal Process. 34(3), 518–526 (1986)

    Article  Google Scholar 

  27. S.G. Smith, S.A. White, Hardware approaches to vector plane rotation, in International Conference on Acoustics, Speech, and Signal Processing (ICASSP), vol. 4, pp. 2128–2131 (1988)

  28. B.S. Tan, G.J. Hawkins, Speed-optimised microprocessor implementation of a digital filter. IEEE Proc. Comput. Dig. Tech. 128(3), 85–93 (1981)

    Article  Google Scholar 

  29. L. Wanhammar, Implementation of wave digital filters using distributed arithmetic. Signal Process. 2(3), 253–260 (1980)

    Article  Google Scholar 

  30. C.H. Wei, J.J. Lou, Multimemory block structure for implementing a digital adaptive filter using distributed arithmetic. IEEE Proc. Electron. Circuits Syst. 133(1), 19–26 (1986)

    Article  Google Scholar 

  31. S.A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE Acoust. Speech Signal Process. Mag. 6(3), 4–19 (1989)

    Google Scholar 

  32. J. Xie, P.K. Meher, J. He, Hardware-efficient realization of prime-length DCT based on distributed arithmetic. IEEE Trans. Comput. 62(6), 1170–1178 (2013)

    Article  MathSciNet  Google Scholar 

  33. S. Yu, E.E. Swartziander, DCT implementation with distributed arithmetic. IEEE Trans. Comput. 50(9), 985–991 (2001)

    Article  Google Scholar 

  34. J. Zeman, H.T. Nagle, A high-speed microprogrammable digital signal processor employing distributed arithmetic. IEEE J. Solid-State Circuits 15(1), 70–80 (1980)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, 781039, Assam, India

    M. Surya Prakash

  2. IIT Guwahati, Room No. #304, G-Block, Academic Complex, Guwahati, 781039, Assam, India

    Rafi Ahamed Shaik

  3. Ineda Systems Pvt Ltd, Hyderabad, 500 034, Telangana, India

    Sagar Koorapati

Authors
  1. M. Surya Prakash
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rafi Ahamed Shaik
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Sagar Koorapati
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Rafi Ahamed Shaik.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Prakash, M.S., Shaik, R.A. & Koorapati, S. An Efficient Distributed Arithmetic-Based Realization of the Decision Feedback Equalizer. Circuits Syst Signal Process 35, 603–618 (2016). https://doi.org/10.1007/s00034-015-0076-7

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-015-0076-7

Keywords

Search

Navigation