Abstract
Vias are extensively used to connect different metal levels in a multilayered Integrated Circuits (IC). The impedance discontinuities at the junction of the interconnect and via results in signal reflections and create signal integrity problems. This is one of the important design issues in ICs operating at gigahertz (GHz) frequencies. In this paper, a method for the reduction of via-induced signal reflection in high-speed on-chip intermediate/global interconnect structures is proposed. Signal reflection minimization is achieved through impedance matching by the inclusion of an appropriate capacitive load at the interconnect–via junction. This method is demonstrated for a two-layer interconnect structure connected through a via. The proposed solution reduces the signal reflection to as low as −35 dB at the tuned frequency of 5 GHz and less than −10 dB in its vicinity (1 to 10 GHz). The operating frequency can be changed by tuning the matching capacitive load and hence this method can be extended to any high frequency operation by digitally tuning a bank of on-chip capacitors (without going through a new fabrication run). Further it is shown that the signal reflections are reduced considerably in a six-layer structure and hence this method can be extended to any multi-level interconnect structure.
Similar content being viewed by others
References
P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly et al., A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low k ILD and 0.57 μ2 SRAM cell, in IEEE International Electron Devices Meeting (2005), pp. 657–660
R.W.Y. Chang, K.Y. See, E.K. Chua, Comprehensive analysis of the impact of via design on high-speed signal integrity, in 9th Electronics Packaging Technology Conference (2007), pp. 262–266
H. Chen, Q. Li, L. Tsang, C.C. Huang, V. Jandhyala, Analysis of a large number of vias and differential signaling in multilayered structures. IEEE Trans. Adv. Packag. 51(3), 818–829 (2003)
Q. Gu, Y.E. Yang, M.A. Tassoudji, Modeling and analysis of vias in multilayered integrated circuits. IEEE Trans. Microw. Theory Tech. 41(2), 206–214 (2002)
S.H. Hall, H.L. Heck, Advanced Signal Integrity for High-Speed Digital Designs (Wiley, New York, 2009)
S.H. Hall, G.W. Hall, J.A. McCall, High Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices (Wiley, New York, 2000)
K.T. Hsu, G.H. Shiue, C.M. Lin, T.W. Huang, R.B. Wu, Design of reflectionless vias using neural network-based approach. IEEE Trans. Adv. Packag. 31(1), 211–218 (2008)
C.C. Huang, K.L. Lai, L. Tsang, X. Gu, C.J. Ong, Transmission and scattering on interconnects with via structures. Microw. Opt. Technol. Lett. 46(5), 446–452 (2005)
Interconnect Technology 2007 Report, http://itrs.net/Interconnect.pdf
G. Katti, M. Stucchi, K. De Meyer, W. Dehaene, Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans. Electron Devices 57(1), 256–262 (2009)
Y.W. Kim, J.H. Kim, H.W. Yang, O.K. Kwon, C. Ryu, B.Y. Min, A new via hole structure of MLB (multi-layered printed circuit board) for RF and high speed systems, in Proceedings of the Electronic Components and Technology Conference (2005), pp. 1378–1382
P. Kok, D. De Zutter, Capacitance of a circular symmetric model of a via hole including finite ground plane thickness. IEEE Trans. Microw. Theory Tech. 39(7), 1229–1234 (2002)
P.A. Kok, D. De Zutter, Scalar magnetostatic potential approach to the prediction of the excess inductance of grounded vias and vias through a hole in a ground plane. IEEE Trans. Microw. Theory Tech. 42(7), 1229–1237 (2002)
D.H. Kwon, J. Kim, K.H. Kim, S.C. Choi, J.H. Lim, J.H. Park, L. Choi, S.W. Hwang, S.H. Lee, Characterization and modeling of a new via structure in multilayered printed circuit boards. IEEE Trans. Compon. Packag. Technol. 26(2), 483–489 (2003)
E. Laermans, J. De Geest, D. De Zutter, F. Olyslager, S. Sercu, D. Morlion, Modeling complex via hole structures. IEEE Trans. Adv. Packag. 25(2), 206–214 (2002)
E.X. Liu, E.P. Li, Z.Z. Oo, X. Wei, Y. Zhang, R. Vahldieck, Novel methods for modeling of multiple vias in multilayered parallel-plate structures. IEEE Trans. Microw. Theory Tech. 57(7), 1724–1733 (2009)
S. Maeda, T. Kashiwa, I. Fukai, Full wave analysis of propagation characteristics of a through hole using the finite-difference time-domain method. IEEE Trans. Microw. Theory Tech. 39(12), 2154–2159 (2002)
T. Onojima, T. Kashiwa, N. Yoshida, I. Fukai, Three-dimensional analysis of a through hole with radiation characteristics by the spatial network method. IEEE Trans. Microw. Theory Tech. 38(6), 770–778 (2002)
J.P. Quine, H.F. Webster, H.H. Glascock, R.O. Carlson, Characterization of via connections in silicon circuit boards. IEEE Trans. Microw. Theory Tech. 36(1), 21–27 (2002)
E. Sicard, S.D. Bendhia, Basics of CMOS Cell Design (McGraw-Hill, New York, 2007)
T. Wang, R.F. Harrington, J.R. Mautz, Quasi-static analysis of a microstrip via through a hole in a ground plane. IEEE Trans. Microw. Theory Tech. 36(6), 1008–1013 (2002)
B. Wu, L. Tsang, Modeling multiple vias with arbitrary shape of antipads and pads in high speed interconnect circuits. IEEE Microw. Wirel. Compon. Lett. 19(1), 12–14 (2009)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Soorya Krishna, K., Bhat, M.S. Minimization of Via-Induced Signal Reflection in On-Chip High Speed Interconnect Lines. Circuits Syst Signal Process 31, 689–702 (2012). https://doi.org/10.1007/s00034-011-9339-0
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-011-9339-0