Abstract
We utilize a fully self-consistent quantum mechanical simulator based on CBR method to optimize 10 nm FinFET devices to meet ITRS projections for High Performance (HP) logic technology devices. Fin width, gate oxide thickness, and doping profiles are chosen to reflect realistic values. We find that the device on-current approaching the value projected by ITRS for HP devices can be obtained using unstrained conventional (Si) channel. Our simulation results also show that quantum nature of transport in ultra small devices significantly enhances the intrinsic switching speed of the device. In addition, small signal analysis has been performed. Sensitivity of device performance to the process variation at room temperature has also been investigated.
Similar content being viewed by others
References
Moore, G.: IEDM Tech. Dig. 11–13 (1975)
ITRS, 2006-update Edn. http://public.itrs.net
Wong, H.-S.P., et al.: Proc. IEEE 87, 537–570 (1999)
Hisamoto, D., et al.: IEEE Trans. Electron Devices 47, 2320–2325 (2000)
Mamaluy, D., et al.: Phys. Rev. B 71, 245321-1–245321-14 (2005)
Khan, H., et al.: IEEE Trans. Electron Devices 54, 784–796 (2007)
Frank, D.J., et al.: IEEE Electron Device Lett. 19, 385–387 (1998)
Frank, D.J., et al.: Proc. IEEE 89, 259–288 (2001)
Haensch, W., et al.: IBM J. Res. Develop. 50, 339–361 (2006)
Taur, Y., Ning, T.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Khan, H., Mamaluy, D. & Vasileska, D. Can silicon FinFETs satisfy ITRS projections for high performance 10 nm devices?. J Comput Electron 7, 284–287 (2008). https://doi.org/10.1007/s10825-008-0194-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10825-008-0194-6