Abstract
Minimizing overhead resulting from context switching is a prerequisite for effective real-time multi-processing. Our heterogeneous data-driven processor has shown its multi-processing capability without extending turn-around time of any process as long as enougth processing resource is available. However, the heterogeneous multi-processor system connected by a non-uniform network can yield bottlenecks that prevent it from meeting performance requirements unless program allocation is optimized during preprocessing. To avoid overload at the bottlenecks, we need a prototyping scheme to verify each processor's load. This paper discusses an emulation facility for an elastic pipeline structure. To effective emulate our data-driven processor, fine-grained parallel processing is required because the elastic pipeline structure makes up an autonomous processor without a centralized clock. By testing our data-driven processor used as an emulation facility to emulate fine-grained pipeline parallelism, we show its effectiveness.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
G. Nilsson, F. Dupuy and M. Chapman: “An Overview of the Telecommunications Information Networking Architecture”, TINA '95 (1995)
H. Nishikawa, S. Miyata, S. Yoshida, T. Muramatsu, H. Ishii, Y. Inoue and K. Kitami: “Data-Driven Implementation of TINA kernel Transport Network”, Proc. of the TINA'97 Conf., pp. 184–192 (1997)
S. Yoshida, R. T. Shichiku, Y. Matsuura, T. Muramatsu, T. Okamoto and S. Miyata: “Video Signal Processing Oriented Data-Driven Processor”, Tech. Report of IEICE, pp. 15–22 (1995) [in Japanese]
H. Nishikawa, H. Ishii, R. Kurebayashi, K. Aoki and N. Komatsu: “Data-Driven TCP/IP Multi-Processor Implementation with Optimized Program Allocation”, Proc. of the Int. Conf. on Communication Systems, pp. 786–790 (1998)
D. R. Wallace and R. U. Fujii: “Software Verification and Validation: An Overview”, IEEE Software, Vol. 6, No. 5, pp. 10–17 (1989)
H. Nishikawa and Y. Wabiko: “Prototype Data-Driven Specification Environment and Its Evaluations”, Proc. of the 1998 Int. Conf. on Parallel and Distributed Processing Techniques and Applications, pp. 446–453 (1998)
H. Terada, M. Iwata, S. Miyata and S. Komori: “Superpipelined Dynamic Data-Driven VLSI Processors”, “Advanced Topics in Dataflow Computing and Multithreading”, IEEE Computer Society Press, pp. 75–85 (1995)
H. Nishikawa and S. Miyata: “Design Philosophy of Super-Integrated Data-Driven Processors: CUE”, Proc. of the 1998 Int. Conf. on Parallel and Distributed Processing Techniques and Applications, pp. 415–422 (1998)
S. Karthik and J. A. Abraham: “A Framework for Distributed VLSI Simulation on a Network of Workstations”, SIMULATION, 60 (2), pp. 95–104 (1993)
T. Murakami, K. Wada and S. Okano: “Parallel Logic Simulation on a Workstation Cluster”, IEEE Pacific Rim Conf. on Communications, Computers, and Signal Processing Proc., pp. 268–271 (1995)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Urata, T., Nishikawa, H. (1999). Emulation facility for data-driven real-time multi-processing. In: Polychronopoulos, C., Fukuda, K.J.A., Tomita, S. (eds) High Performance Computing. ISHPC 1999. Lecture Notes in Computer Science, vol 1615. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0094941
Download citation
DOI: https://doi.org/10.1007/BFb0094941
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65969-3
Online ISBN: 978-3-540-48821-7
eBook Packages: Springer Book Archive