Abstract
This paper discusses a logic design automation system (LODAS) implemented on APOLLO DOMAIN workstation. LODAS can generate VLSI logic diagram from the hardware description. The system accepts many kinds of input description such as DDL or AHPL language description, functional array (truth table), covering array, Boolean equations or state transition tables. The system first simulates the functional description to verify the functional description of the system designed, then the translator translates the functional description into register transfer equations, Boolean equations and state transition equations automatically. Logic synthesis software partitions the translation result into a series of blocks, and transforms every small block into a multi-level NAND/NOR network according to the fan-in and fan-out restriction.
Similar content being viewed by others
References
Liu Mingye and Hong Enyu, Some covering problems and their solutions in automatic logic synthesis systems,Journal of Computer Science and Technology,1: 2 (1986), 83–92.
Liu Mingye and Li Jianyi, A solution to the cover-matrix complementation of covering problem in multiple-output logic function,Chinese Journal of computers,6: 2 (1983), 136–146.
Liu Mingye and Hong Enyu, Decomposition of PLA and method to solve the minimum set of input variables,Chinese Computer Engineering,3 (1985), 20–28.
Liu Mingye, Theory of Computer-Aided Logic Design, Science Press, China, 1985.
Liu Mingye, Computer-Aided Design of Digital Systems, Industry of National Defence Press, China, 1980.
Shi Jian, DDL Language and Its Translation System, Master Paper of Shanghai Jiaotong University, 1984.
Shen Xubang, RISC skill and it in prospect,Computer World, 5 (1986).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Liu, M., Guo, S., Yang, H. et al. A logic design automation system for generating logic diagram from hardware description. J. of Comput. Sci. & Technol. 4, 245–254 (1989). https://doi.org/10.1007/BF02943540
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF02943540