Skip to main content

A Dynamic Base Data Compression Technique for the Last-Level Cache

  • Conference paper
  • First Online:
  • 767 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 659))

Abstract

Cache compression improves the efficiency of a cache by increasing the effective cache size through compression and compaction of data blocks. In this paper, we propose a data compression technique which determines the base value of a cache line dynamically and stores the deltas with respect to this base, the base could be 2 bytes (B2), 4 bytes (B4) or 8 bytes (B8) in size. The dynamic base is chosen such that it maximizes the total number of compressed blocks in a cache line. We implement two types of dynamic base techniques which we call the B2B4 (combines B2 and B4) and B4 techniques. These dynamic base techniques are tested on image workloads and the results are compared against the fixed base compression technique. We see a 52.31% improvement in the number of compressed bytes over the fixed base method on an average, for B2B4 technique, which translates to an average improvement of 3.95% and a maximum improvement of 10.5% in compression factor. We also proposed a cache compaction scheme which utilizes the B2B4 compression technique and finds that such a scheme saves 8.2% of the cache area. We implemented the proposed scheme on an FPGA to analyze the performance and hardware overhead.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Chen X, Yang L, Dick RP, Shang L, Lekatsas H (2010) C-pack: a high-performance microprocessor cache compression algorithm. IEEE Trans Very Large Scale Integr (VLSI) Syst 18:1196–1208

    Google Scholar 

  2. Pekhimenko G, Seshadri V, Mutlu O, Kozuch MA, Gibbons PB, Mowry TC (2012) Base-delta-immediate compression: Practical data compression for on-chip caches. In: 2012 21st international conference on parallel architectures and compilation techniques (PACT), Sept 2012, pp 377–388

    Google Scholar 

  3. Panda B, Seznec A (2016) Dictionary sharing: an efficient cache compression scheme for compressed caches. In: 2016 49th Annual IEEE/ACM international symposium on microarchitecture (MICRO), Oct 2016, pp 1–12

    Google Scholar 

  4. Alameldeen A, Wood D (2004) Frequent pattern compression: a significance-based compression scheme for l2 caches. Technical report, University of Wisconsin-Madison Department of Computer Sciences

    Google Scholar 

  5. Alameldeen R, Wood DA (2004) Adaptive cache compression for high-performance processors. In: Proceedings of the 31st annual international symposium on computer architecture (ISCA ’04), Washington, DC, USA. IEEE Computer Society, p 212

    Google Scholar 

  6. Yang J, Zhang Y, Gupta R (2000) Frequent value compression in data caches. In: Proceedings 33rd annual IEEE/ACM international symposium on microarchitecture (MICRO-33), Dec 2000, pp 258–265

    Google Scholar 

  7. Image/video processing/compression. https://www.hlevkin.com/06testimages.htm

  8. Test images. https://homepages.cae.wisc.edu/~ece533/images/

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Prashant Mata .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Joshi, S.J., Mata, P., Rao, N. (2020). A Dynamic Base Data Compression Technique for the Last-Level Cache. In: Goel, N., Hasan, S., Kalaichelvi, V. (eds) Modelling, Simulation and Intelligent Computing. MoSICom 2020. Lecture Notes in Electrical Engineering, vol 659. Springer, Singapore. https://doi.org/10.1007/978-981-15-4775-1_17

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-4775-1_17

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-4774-4

  • Online ISBN: 978-981-15-4775-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics