Abstract
This paper presents surrogate model-based methods to generate circuit performance models, device models, and high-speed IO buffer macromodels. Circuit performance models are built with design parameters and parametric variations, and they can be used for fast and systematic design space exploration and yield analysis. Surrogate models of the main device characteristics are generated in order to assess the effects of variability in analog circuits. A new variation-aware IO buffer macromodel is developed by integrating surrogate modeling and a physically-based model structure. The new IO model provides both good accuracy and scalability for signal integrity analysis.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Gorissen, D., Turck, F.D., Dhaene, T.: Evolutionary Model Type Selection for Global Surrogate Modeling. Journal of Machine Learning Research 10(1), 2039–2078 (2009)
Eldred, M.S., Dunlavy, D.M.: Formulations for Surrogate-based Optimization with Data Fit, Multifidelity, and Reduced-order models. In: 11th AIAA/ISSMO Multidisciplinary Analysis and Optimization Conference, AIAA-2006-7117, Protsmouth, Virginia (2006)
Forrester, A., Sobester, A., Keane, A.: Engineering Design via Surrogate Moldeling: A Practical Guide. John Wiley & Sons (2008)
Kleijnen, J.: Design and Analysis of Simulation Experiments. Springer (2008)
Crombecq, K., Couckuyt, I., Gorissen, D., Dhaene, T.: Space-Filling Sequential Design Strategies for Adaptive Surrogate Modelling. In: 1st International Conference on Soft Computing Technology in Civil, Structural and Environmental Engineering, Paper 50, Civil-Comp Press, Stirlingshire (2009)
Meckesheimer, M., Booker, A.J., Barton, R., Simpson, T.: Computationally Inexpensive Metamodel Assessment Strategies. AIAA Journal 40(10), 2053–2060 (2002)
Gorissen, D., Crombecq, K., Couckuyt, I., Dhaene, T., Demeester, P.: A Surrogate Modeling and Adaptive Sampling Toolbox for Computer Based Design. Journal of Machine Learning Research 11, 2051–2055 (2010)
Jeon, S., Wang, Y., Wang, H., Bohn, F., Natarajan, A., Babakhani, A., Hajimiri, A.: A Scalable 6-to-18 GHz Concurrent Dual-Band Quad-Beam Phased-Array Receiver in CMOS. IEEE Journal of Solid-State Circuits 43(12), 2660–2673 (2008)
IO Buffer Information Specification, http://www.eigroup.org/ibis/ibis.htm
Zhu, T., Steer, M.B., Franzon, P.D.: Accurate and Scalable IO Buffer Macromodel Based on Surrogate Modeling. IEEE Transactions on Components, Packaging and Manufacturing Technology 1(8), 1240–1249 (2011)
IBIS Modeling Cookbook, http://www.vhdl.org/pub/ibis/cookbook/cookbook-v4.pdf.
Muranyi, A.: Accuracy of IBIS models with reactive loads, http://www.eda.org/pub/ibis/summits/feb06/muranyi2.pdf
LaBonte, M., Muranyi, A.: IBIS Advanced Technology Modeling Task Group Work-achievement: Verilog-A element library HSPICE test, http://www.vhdl.org/pub/ibis/macromodel_wip/archive-date.html
Varma, A., Glaser, A., Lipa, S., Steer, M.B., Franzon, P.D.: The Development of A Macro-modeling Tool to Develop IBIS Models. In: 12th Tropical Meeting on Electrical Performance Electronic Packaging, pp. 277–280. Princeton, New Jersey (2003)
Varma, A.K., Steer, M.B., Franzon, P.D.: Improving Behavioral IO buffer modeling based on IBIS. IEEE Transactions on Advanced Packaging 31(4), 711–721 (2008)
Orshansky, M., Nassif, S.R., Boning, D.: Design for Manufacturability and Statistical Design: A Constructive Approach. Springer, New York (2008)
Saha, S.K.: Modeling process variability in scaled CMOS technology. IEEE Design and Test of Computers 27(2), 8–16 (2010)
Yelten, M.B., Franzon, P.D., Steer, M.B.: Surrogate Model-based Analysis of Analog Circuits—Part I: Variability Analysis. IEEE Transactions on Device and Material Reliability 11(3), 458–465 (2011)
Morshed, T.H., Yang, W., Dunga, M.V., Xi, X., He, J., Liu, W., Yu, K., Cao, M., Jin, X., Ou, J.J., Chan, M., Niknejad, A.M., Hu, C.: BSIM4.6.4 MOSFET model- User’s manual (April 2009), http://www-device.eecs.berkeley.edu/~bsim3/BSIM4/BSIM470/BSIM470_Manual.pdf
Lophaven, S.N., Nielsen, H.B., Sondergaard, J.: A MATLAB Kriging toolbox 2.0 (August 2002), http://www2.imm.dtu.dk/?hbn/dace/dace.pdf
Yelten, M.B., Gard, K.G.: A Novel Design Methodology for Tunable of Low Noise Amplifiers. In: Wireless and Microwave Conference (WAMICON 2009), Florida, USA, pp. 1–5 (2009)
Semiconductor Industry Association, International Technology Roadmap for Semiconductors (ITRS)
Tiwary, S.K., Tiwary, P.K., Rutenbar, R.A.: Generation of Yield-aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration. In: 43rd ACM/IEEE Design Automation Conference, San Francisco, CA, U.S.A. (2006)
Queipo, N.V., Haftka, R.T., Shyy, W., Goel, T., Vaidyanathan, R., Tucker, P.K.: Surrogate-based Analysis and Optimization. Progress in Aerospace Sciences 41, 1–28 (2005)
Koziel, S., Cheng, Q.S., Bandler, J.W.: Space mapping. IEEE Microwave Magazine 9(6), 105–122 (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Zhu, T., Yelten, M.B., Steer, M.B., Franzon, P.D. (2013). Variation-Aware Circuit Macromodeling and Design Based on Surrogate Models. In: Pina, N., Kacprzyk, J., Filipe, J. (eds) Simulation and Modeling Methodologies, Technologies and Applications. Advances in Intelligent Systems and Computing, vol 197. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34336-0_17
Download citation
DOI: https://doi.org/10.1007/978-3-642-34336-0_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-34335-3
Online ISBN: 978-3-642-34336-0
eBook Packages: EngineeringEngineering (R0)