Abstract
Memory throttling is one technique for power and energy management that is currently available in commercial systems, yet has has received little attention in the architecture community. This paper provides an overview of memory throttling: how it works, how it affects performance, and how it controls power. We provide measured power and performance data with memory throttling on a commercial blade system, and discuss key issues for power management with memory throttling mechanisms.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Wu, C.-H.R.: U.S. patent 7352641: Dynamic memory throttling for power and thermal limitations. Sun Microsystems, Inc. (issued 2008)
Iyer, J., Hall, C.L., Shi, J., Huang, Y.: System memory power and thermal management in platforms built on Intel Centrino Duo Mobile Technology. Intel Technology Journal 10 (May 2006)
Sampson, E.C., Navale, A., Puffer, D.M.: U.S. patent 6871119: Filter based throttling. Intel Corporation (issued 2005)
Hur, I., Lin, C.: A comprehensive approach to DRAM power management. In: Proceedings of the 14th International Symposium on High Performance Computer Architecture (HPCA 2008) (August 2008)
Felter, W., Rajamani, K., Rusu, C., Keller, T.: A Performance-Conserving Approach for Reducing Peak Power Consumption in Server Systems. In: Proceedings of the 19th ACM International Conference on Supercomputing (June 2005)
Kahn, O., Birenzwig, E.: U.S. patent 6662278: Adaptive throttling of memory accesses, such as throttling RDRAM accesses in a real-time system. Intel Corporation (issued 2003)
International Business Machines, Inc., IBM BladeCenter JS12 Express blade product description (2008), ftp://public.dhe.ibm.comcommon.ssi/pm/sp/n/bld03013usen-BLD03013USEN.PDF
Floyd, M.S., Ghiasi, S., Keller, T.W., Rajamani, K., Rawson, F.L., Rubio, J.C., Ware, M.S.: System power management support in the IBM POWER6 microprocessor. IBM Journal of Research and Development 51, 733–746 (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hanson, H., Rajamani, K. (2011). What Computer Architects Need to Know about Memory Throttling. In: Varbanescu, A.L., Molnos, A., van Nieuwpoort, R. (eds) Computer Architecture. ISCA 2010. Lecture Notes in Computer Science, vol 6161. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24322-6_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-24322-6_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24321-9
Online ISBN: 978-3-642-24322-6
eBook Packages: Computer ScienceComputer Science (R0)