Abstract
In this paper, we present CacheVisor – a toolset for visualizing the behavior of shared caches in multicore and multithreaded processors. CacheVisor uses the memory access traces generated by the execution-driven processor simulation to graphically depict the cache sharing dynamics among applications that concurrently use the cache. We present the implementation of CacheVisor and describe how it can be used in computer architecture research and education. The public release of CacheVisor is planned in the near future.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report No UCB/EECS-2006-183, EECS Department, University of California, Berkeley (2006)
From a Few Cores to Many: A Tera-Scale Computing Research Overview (2006), ftp://download.intel.com/rssearch/platform/terascale/terascale_overview_paper.pdf
Brooks, D., Bose, P., Schuster, S., Jacobson, H., Kudva, P., Buyuktosunoglu, A., et al.: Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. J. IEEE Micro. 20(6), 26–44 (2000)
Brooks, D., Martonosi, M.: Dynamic Thermal Management for High-Performance Microprocessors. In: 7th Int’l Symposium on High-Performance Computer Architecture (HPCA), pp. 171–182. IEEE CS Press, Los Alamitos (2001)
M-sim Simulator. Source code and documentation, http://www.cs.binghamton.edu/~msim
Casazza, J.: First the Tick, Now the Tock: Intel Microarchitecture (Nahalem). Intel White Paper, http://www.intel.com/technology/architecture-silicon/next-gen/319724.pdf
Sinharoy, B.: Power 7 Multicore Processor Design. In: 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 1–1. ACM, New York (2009)
Qureshi, M., Patt, Y.: Utility-Based Cache Partitioning: A Low-overhead, High-Performance Runtime Mechanism to Partition Shared Caches. In: 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 423–432. IEEE CS, Washington (2006)
Xie, Y., Loh, G.H.: PIPP: Promotion/Insertion Pseudo-Partitioning of Multi-Core Shared Caches. In: 36th IEEE/ACM International Symposium on Computer Architecture (ISCA), pp. 174–183. ACM, New York (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Evtyushkin, D., Panfilov, P., Ponomarev, D. (2011). CacheVisor: A Toolset for Visualizing Shared Caches in Multicore and Multithreaded Processors. In: Malyshkin, V. (eds) Parallel Computing Technologies. PaCT 2011. Lecture Notes in Computer Science, vol 6873. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23178-0_25
Download citation
DOI: https://doi.org/10.1007/978-3-642-23178-0_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23177-3
Online ISBN: 978-3-642-23178-0
eBook Packages: Computer ScienceComputer Science (R0)