Abstract
An approach for estimating the leakage power and the speed of the dual threshold domino OR gates based on Wavelet Neural Networks (WNN) in 45 nm technology is proposed. The estimating system has fast convergence and high precision. By studying the impact of the dual threshold voltage technique (DTV) on leakage reduction and delay increase, it successfully estimates the nonlinear changing of the leakage power and delay of the different inputs domino OR gates. At last, the reason for the estimating error and the trend of the estimating curve are explained, respectively.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chatterjee, B., Sachdev, M., Krishnnamurthy, R.: Designing Leakage Tolerant, Low Power Wide-OR Dominos for Sub-130 nm CMOS Technologies. Microelectronics Journal 36, 801–809 (2005)
Liu, Z., Kursun, V.: Leakage Power Characteristics of Dynamic Crcuits in Nanometer CMOS Technologies. IEEE Transactions on Circuits and Systems II 53, 692–696 (2006)
Guo, B.Z., Gong, N., Wang, J.H.: Designing Leakage-Tolerant and Noise-Immune Enhanced Low Power Wide OR Dominos in Sub-70nm CMOS Technologies. Chinese Journal of semiconductors 27, 804–811 (2006)
International Technology Roadmap for Semiconductors, http://public.itrs.net/
Kuroda, T., Fujita, T., Mita, S., et al.: A 0.9 V 150 MHz 10 mW 4 mm2 2-D Discrete Cosine Transform Core Processor With Variable-Threshold-Voltage Scheme. In: 43rd IEEE International Solids-State Circuits Conference, pp. 1770–1779. IEEE Press, New York (1996)
Luo, Z.Y., Shi, Z.K.: Wavelet Neural Network Method for Fault Diagnosis of Push-Pull Circuits. In: 2005 International Conference on Machine Learning and Cybernetics, pp. 3327–3332. IEEE Press, New York (2005)
Aminian, F., Aminian, M., Collins Jr., H.W.: Analog Fault Diagnosis of Actual Circuits Using Neural Networks. IEEE Transaction on Instrumentation and Measurement 51, 544–550 (2002)
Oonsivilai, A., El-Hawary, M.E.: Wavelet Neural Network Based Short Term Load Forecasting of Electric Power System Commercial Load. In: 1999 IEEE Canadian Conference on Electrical and Computer Engineering, pp. 122–128. IEEE Press, New York (1999)
Phillip, C., Charles, A.Z., George, G., Stephen, V.K.: Characterization of Logic Circuit Techniques and Optimization for High-Leakage CMOS Technologies. The VLSI journal 38, 491–504 (2005)
Wang, J.H., Gong, N., Feng, S.B., et al.: A Novel P-type Domino AND Gate Design in Sub-65nm CMOS Technologies. Chinese Journal of Semiconductors 28, 1818–1823 (2007)
Kursun, V., Friedman, E.G.: Sleep Switch Dual Threshold Voltage Domino Logic with Reduced Standby Leakage Current. IEEE Transaction on VLSI Systems 12, 485–496 (2004)
Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University, Cambridge (1998)
Kao, J.T., Chandrakasan, A.P.: Dual-Threshold Voltage Techniques for Low Power Digital Circuits. IEEE Journal of Solid-State Circuits 35, 1009–1018 (2000)
Wang, J.H., Gong, N., Hou, L.G., et al.: Charge Self-compensation Technology Research for Low Power and High Performance Domino circuits. Chinese Journal of Semiconductors 29, 1412–1416 (2008)
Wang, J.H., Gong, N., Hou, L.G., et al.: Low Power Wide Dominos Design in sub-65nm CMOS Technologies. In: 8th International Conference on Solid-State and Integrated Circuit Technology, pp. 1864–1866. IEEE Press, New York (2006)
Gong, N., Guo, B.Z., Lou, J.Z., Wang, J.H.: Analysis and Optimization of Leakage Current Characteristics in Sub-65nm Dual Vt Footed Domino Circuits. Microelectronics Journal 39, 1149–1155 (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, J. et al. (2009). Estimation for Speed and Leakage Power of Dual Threshold Domino OR Based on Wavelet Neural Networks. In: Yu, W., He, H., Zhang, N. (eds) Advances in Neural Networks – ISNN 2009. ISNN 2009. Lecture Notes in Computer Science, vol 5551. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-01507-6_95
Download citation
DOI: https://doi.org/10.1007/978-3-642-01507-6_95
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-01506-9
Online ISBN: 978-3-642-01507-6
eBook Packages: Computer ScienceComputer Science (R0)