Abstract
Large on-chip caches can significantly improve the processor performance. But, they also increase the on-chip energy spent. With the increase in transistor density and decrease in feature sizes, the dominant component of the energy spent is the leakage energy. Since, on-chip caches consume a major portion of the chip’s transistor budget, they are good candidates for the control of leakage energy. In the cache hierarchy, most of the time, the data present at the first level also exists in the lower levels, and hence expends the leakage energy in all the levels that it is present. This paper proposes a mechanism to reduce this leakage energy by exposing the redundancy. In this mechnism, sub-blocks of the L1-data cache are turned off, when the data also exists in the register file. Also, a control mechanism is proposed to turn-off the blocks of L2-cache (in both instruction cache and data cache portions) when the data also exists in L1-cache. An architectural technique is also proposed, to effectively turn-off the portions of the L1 and L2-caches, which are never used for data storage by keeping the cache circuitry initially in low-leakage mode. The effectiveness of the proposed schemes has been demonstrated through cycle accurate simulation using a set of media and SPEC CPU 2000 benchamrks. This mechanism yields an average of about 33% to 36% reduction in the leakage energy for 16 KB to 32 KB dl1-cache and an average of 79% and 86% for 128 KB of dL2 and iL2 caches respectively, albeit with a little performance degradation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Powell, M.D., Yang, S., Falsafi, B., Roy, K., Vijayakumar, T.N.: Reducing Leakage Energy in a High-Performance Deep-Submicron Instruction Cache. IEEE Transaction on VLSI 9(1) (February 2001)
Ghose, K., Kamble, M.B.: Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit- Line Segmentation. In: ISLPED, pp. 70–75. ACM Press, New York (1999)
Albonesi, D.H.: Selective Cache Ways: On Demand Cache Resource Allocation. In: Proc. MICRO-32, November 1999, pp. 248–259 (1999)
Kin, J., Gupta, M., Mangione-Smith, W.: The Filter Cache: An Energy Efficient Memory Structure. In: Proc. IEEE Int’l Symp. Microarchitecture, pp. 184–193. IEEE CS Press, Los Alamitos (1997)
Yang, H., Gao, G.R., Marquez, A., Cai, G., Hu, Z.: Power and Energy Impact by Loop Transformations, http://research.ac.upc.es/pact01/colp/paper12.pdf
Powell, M.D., Falsafi, S.-H.Y.B., Roy, K., Vijayakumar, T.N.: Gated-Vdd: A circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. In: Proc. lSLPED 2000, pp. 90–95 (2000)
Flautner, K., Kim, N.S., Martin, S., Blauw, D., Mudge, T.: Drowsy-Caches: Techniques for Reducing Leakage Power. In: Proc. Int’l Symp. Computer Architecture, ISCA-29 (May 2002)
Yang, S.-H., Powell, M.D., Falsafi, B., Roy, K., Vijayakumar, T.N.: An Integrated Circuit/Architectural Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In: Proc. Int’l Symposium on High Performance Computer Architecture (HPCA 2001) (January 2001)
Kaxiras, S., Hu, Z., Narlikar, G., McLellan, R.: Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power. In: IEEE workshop on Power Aware Computer Systems (2000)
Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: Proc. of Int’l Symp. Computer Architecture, ISCA-28, June 2001, pp. 240–251 (2001)
Kabadi, M.G., Kannan, N., Chidamabaram, P., Suriya Narayanan, M.S., Parthasarathi, R.: Dead Block Elimination in Cache: A mecahanism to Reduce I-Cache Power Consumption in High Performance Microprocessors. In: Proc. HiPC 2002, December 2002, pp. 79–88 (2002)
Li, L., Kadayif, I., Tsai, Y.-F., Vijayakrishnan, N., Kandemir, M., Irwin, M.J., Sivasubramanian, A.: In: Proc. 11th Int’l Conf. on Parallel Architecture and Compilation Techniques (PACT 2002) (September 2002)
Zhou, H., Toburen, M.C., Rottenberg, E., Conte, T.M.: Adaptive Mode-Control: A Low-Leakage, Power-Efficient Cache Design, TR, Dept. of Electrical & computer engg. North Carolina State University, Raleigh, NC, 27695-7914 (November 2000)
Burger, D., Austin, T.M.: The Simplescalar Tool Set, version 2.0 : CSD Technical Report #1342. University of Wisconsin-Madison (June 1997)
SPEC CPU 2000 benchmark suite, www.spec.org
Lee, C., Potkonjak, M., Mangione Smith, W.H.: MediaBench: A Tool for Evaluating Multimedia and Communication Systems. In: Proc. of MICRO-30, December 1997, pp. 330–335 (1997)
Sair, S., Charney, M.: Memory Behavior of the SPEC2000 Benchmark Suite, Technical Report, IBM (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kabadi, M.G., Parthasarathi, R. (2003). Live-Cache: Exploiting Data Redundancy to Reduce Leakage Energy in a Cache Subsystem. In: Omondi, A., Sedukhin, S. (eds) Advances in Computer Systems Architecture. ACSAC 2003. Lecture Notes in Computer Science, vol 2823. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39864-6_27
Download citation
DOI: https://doi.org/10.1007/978-3-540-39864-6_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20122-9
Online ISBN: 978-3-540-39864-6
eBook Packages: Springer Book Archive